Verilog Automatic
Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
Details
Installs
- Total 26K
- Win 19K
- Mac 3K
- Linux 4K
May 9 | May 8 | May 7 | May 6 | May 5 | May 4 | May 3 | May 2 | May 1 | Apr 30 | Apr 29 | Apr 28 | Apr 27 | Apr 26 | Apr 25 | Apr 24 | Apr 23 | Apr 22 | Apr 21 | Apr 20 | Apr 19 | Apr 18 | Apr 17 | Apr 16 | Apr 15 | Apr 14 | Apr 13 | Apr 12 | Apr 11 | Apr 10 | Apr 9 | Apr 8 | Apr 7 | Apr 6 | Apr 5 | Apr 4 | Apr 3 | Apr 2 | Apr 1 | Mar 31 | Mar 30 | Mar 29 | Mar 28 | Mar 27 | Mar 26 | Mar 25 | |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Windows | 1 | 3 | 2 | 5 | 2 | 2 | 3 | 0 | 0 | 1 | 2 | 2 | 3 | 1 | 3 | 1 | 1 | 1 | 3 | 0 | 2 | 3 | 4 | 3 | 6 | 3 | 5 | 1 | 2 | 5 | 3 | 2 | 5 | 3 | 5 | 4 | 8 | 8 | 6 | 3 | 2 | 3 | 2 | 1 | 4 | 5 |
Mac | 0 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
Linux | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 3 | 2 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 2 | 0 | 0 | 2 | 2 | 1 | 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 2 | 3 | 2 | 2 |
Readme
- Source
- raw.githubusercontent.com
Verilog Automatic
This plugin can automatically add ports to the current editing file, generate module instances (need ctags),add instance connections ,add file header for verilog code. Both verilog-1995 and verilog-2001 style are supported. I borrowed the idea from automatic.vim which is a similar plugin for VIM, I just rewrote one for sublime text2&3.
Features
- AutoPort
- AutoInst
- AutoDef
- AddFileHeader
Description
AutoPort:(shift+f6)
Automatically add ports to the current editing file after the “/autoport/” mark.
NOTE: NOT SUPPORTED STYLE:
input clk,output single_out, //multiple input/output/inout keywords in the same line input clk,rst, chip_en; //multiple signals separated by comma written in different lines
NOTE: Do not use this function when there are multiple modules in the same file.
Example:
Before
(verilog-1995 style):
module test(/*autoport*/);
input [1:0]a;
input b;
output [2:0]c,d;
inout e;
(verilog-2001 style):
module test(/*autoport*/);
input wire[1:0]a;
input wire b;
output reg [2:0]c,d;
inout wire e;
After:
module test(/*autoport*/
//inout
e,
//output
c,
d,
//input
a,
b);
AutoInst:(shift+f7)
Automatically generate module instances after the “/autoinst/” mark (need ctags).
- NOTE:Need to place the cursor on the module name, multiple-cursor supported to generate multiple instances.
Example:
Before:
test test_instance(/*autoinst*/);
After:
Place the cursor on the module name “test”
test test_instance(/*autoinst*/ .e(e), .c(c), .d(d[2:0]), .a(a[1:0]), .b(b));
AutoDef:(shift+f8)
Automatically add instance connections after the /autodef/ mark.
Example:
before:
/*autodef*/
test test_instance(/*autoinst*/
.e(e),
.c(c),
.d(d[2:0]),
.a(a[1:0]),
.b(b));
after:
/*autodef*/
wire e;
wire [2:0]d;
wire c;
wire b;
wire [1:0]a;
//assign e=
//assign d=
//assign c=
//assign b=
//assign a=
test test_instance(/*autoinst*/
.e(e),
.c(c),
.d(d[2:0]),
.a(a[1:0]),
.b(b));
AddFileHeader:(shift+f9)
Add your personal information in the setting file(the user's setting file is better),like below or leave any of them empty:
{
"Author":"Mike",
"Company":"Microsoft",
"Email":"whatever@yahoo.com"
}
thus generates the file header like this:
//==================================================================================================
// Filename : test.v
// Created On : 2013-04-01 21:37:31
// Last Modified :
// Revision :
// Author : Mike
// Company : Microsoft
// Email : whatever@yahoo.com
//
// Description :
//
//
//==================================================================================================
Change log
05/08/2013
Add verilog-2001 style port declaration support.
Add comments support, single line commneted-out code will be ignored.