SystemVerilog

by TheClams ALL

Syntax Highlighting, smart snippets, autocompletion, code navigation and more for Verilog and SystemVerilog

Labels language syntax, snippets, completion

Details

Versions
3.3.4

2.24.1
Homepage sv-doc.readthedocs.org
Issues github.com
Modified 2 months ago
Last Seen 26 minutes ago
First Seen 12 years ago

Installs

Total 61K
Win 38K
Mac 9K
Linux 14K

	Jul 27	Jul 26	Jul 25	Jul 24	Jul 23	Jul 22	Jul 21	Jul 20	Jul 19	Jul 18	Jul 17	Jul 16	Jul 15	Jul 14	Jul 13	Jul 12	Jul 11	Jul 10	Jul 9	Jul 8	Jul 7	Jul 6	Jul 5	Jul 4	Jul 3	Jul 2	Jul 1	Jun 30	Jun 29	Jun 28	Jun 27	Jun 26	Jun 25	Jun 24	Jun 23	Jun 22	Jun 21	Jun 20	Jun 19	Jun 18	Jun 17	Jun 16	Jun 15	Jun 14	Jun 13	Jun 12
Windows	0	12	7	16	12	14	6	6	14	13	17	11	14	5	3	20	9	19	12	7	4	10	13	15	15	10	18	11	9	15	10	17	13	12	6	13	13	16	13	12	10	2	12	13	14	12
Mac	0	0	3	0	5	2	1	2	2	1	1	0	3	0	1	2	4	2	1	1	0	3	0	0	2	1	3	0	0	1	1	1	0	1	0	1	5	1	3	1	3	1	0	1	1	2
Linux	0	10	8	8	13	9	2	4	7	6	11	11	8	4	1	4	5	6	5	7	0	6	11	7	8	8	8	2	7	7	7	7	11	7	2	1	5	8	12	9	4	3	1	10	8	6

Readme

Source: raw.githubusercontent.com

Sublime Text SystemVerilog Package

Description

Syntax Highlighting:

SystemVerilog / Verilog
UCF (Xilinx Constraint file)

Note: the default color scheme (Monokai) is missing a lot of scope, and might not give the best results. You can try my personal variation of Sunburst : https://gist.github.com/TheClams/5811d7bc8829abe58c11d4c98e729dc0

Code Navigation:

Show signal declaration in tooltip or status bar
Goto declaration : move cursor to the declaration of the selected signal
Goto driver : select a signal a go to the driver (port, assignement, connection)
Find Instances: find all instance of a module inside a project
Move cursor / select text between start/end of block (like [], {}, begin/end, function/endfunction, …)
Show hierarchy of a module (all its sub-module)
Navigation side-bar:
- Displaying a class members/method, module port/signal/instances, …
- Double click on instance/type to jump to it

Code Completion :

Smart Autocompletion: method for standard type, field for struct/interface/class, system task, …
Smart snippet for always, case
'begin end' macro to surround a text by begin/end (cf Keymapping section to see how to use it)
Various Snippets (module, interface, class, for, …)
Insert template for FSM

Module Instance helper:

Instantiation: Select a module from a list and create instantiation and connection
Reconnect: remove connection to deleted port, add connection to new port
Toggle .* in module binding (similar to the auto-star feature of Emacs verilog-mode)

Code Alignement:

Reindent
Align module port
Align signal declaration
Align module instantiation
Align assignement

Linting:

Find/Remove all unused signals
List all undeclared signals

Configuration

To see all existing configuration option and edit your configuration, go to Preferences->Package Settings->SystemVerilog->Settings.

Detail documentation

For a detail documentation on the different features, check online documentation: http://sv-doc.readthedocs.org/en/latest .

Keymapping example

To map key to the different features, simply add the following to your user .sublime-keymap file:

{
    "keys": ["f10"], "command": "verilog_type",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+f10"], "command": "verilog_module_inst",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+f10"], "command": "verilog_toggle_dot_star",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+a"], "command": "verilog_align",
    "context":
    [
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["alt+shift+a"], "command": "verilog_align", "args":{"cmd":"reindent"},
    "context":
    [
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+f12"], "command": "verilog_goto_driver",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["shift+f12"], "command": "verilog_goto_declaration",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
// Begin/End
{
    "keys": ["ctrl+'"],
    "command": "insert_snippet", "args": {"contents": "begin\n\t$0\nend"},
    "context": [{ "key": "selection_empty", "operator": "equal", "operand": true, "match_all": true }]
},
{
    "keys": ["ctrl+'"],
    "command": "run_macro_file",
    "args": {"file": "Packages/SystemVerilog/beginend.sublime-macro"},
    "context": [{ "key": "selection_empty", "operator": "equal", "operand": false, "match_all": true }]
},
{
    "keys": ["ctrl+m"], "command": "verilog_goto_block_boundary", "args":{"cmd":"move"},
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+m"], "command": "verilog_goto_block_boundary", "args":{"cmd":"select"},
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{ "keys": ["f1"], "command": "verilog_toggle_navbar", "args":{"cmd":"toggle"}},
{ "keys": ["ctrl+f1"], "command": "verilog_toggle_lock_navbar"},
{
  "keys": ["alt+f1"], "command": "verilog_show_navbar",
  "context":[{ "key": "selector", "operator": "equal", "operand": "source.systemverilog"}]
}

System​Verilog