SystemVerilog

by TheClams ALL

Syntax Highlighting, smart snippets, autocompletion, code navigation and more for Verilog and SystemVerilog

Labels language syntax, snippets, completion

Details

Versions
3.3.3

2.24.1
Homepage sv-doc.readthedocs.org
Issues github.com
Modified 3 months ago
Last Seen 1 hour ago
First Seen 12 years ago

Installs

Total 60K
Win 37K
Mac 9K
Linux 14K

	Apr 19	Apr 18	Apr 17	Apr 16	Apr 15	Apr 14	Apr 13	Apr 12	Apr 11	Apr 10	Apr 9	Apr 8	Apr 7	Apr 6	Apr 5	Apr 4	Apr 3	Apr 2	Apr 1	Mar 31	Mar 30	Mar 29	Mar 28	Mar 27	Mar 26	Mar 25	Mar 24	Mar 23	Mar 22	Mar 21	Mar 20	Mar 19	Mar 18	Mar 17	Mar 16	Mar 15	Mar 14	Mar 13	Mar 12	Mar 11	Mar 10	Mar 9	Mar 8	Mar 7	Mar 6	Mar 5
Windows	11	16	16	18	12	7	8	14	15	6	17	17	7	7	9	16	13	8	9	6	5	12	8	11	16	10	5	8	15	7	10	14	14	10	9	17	17	18	19	15	9	5	10	17	12	15
Mac	0	0	3	1	3	1	2	0	1	0	5	2	2	1	0	1	3	1	2	1	2	0	1	1	1	0	1	2	3	1	2	2	1	4	1	0	1	0	0	1	1	1	2	3	1	4
Linux	1	9	6	7	14	4	3	12	12	12	5	8	1	3	4	15	10	8	3	5	4	4	7	8	10	9	0	4	1	6	7	9	6	1	0	7	12	9	14	6	0	3	2	10	9	12

Readme

Source: raw.githubusercontent.com

Sublime Text SystemVerilog Package

Description

Syntax Highlighting:

SystemVerilog / Verilog
UCF (Xilinx Constraint file)

Note: the default color scheme (Monokai) is missing a lot of scope, and might not give the best results. You can try my personal variation of Sunburst : https://gist.github.com/TheClams/5811d7bc8829abe58c11d4c98e729dc0

Code Navigation:

Show signal declaration in tooltip or status bar
Goto declaration : move cursor to the declaration of the selected signal
Goto driver : select a signal a go to the driver (port, assignement, connection)
Find Instances: find all instance of a module inside a project
Move cursor / select text between start/end of block (like [], {}, begin/end, function/endfunction, …)
Show hierarchy of a module (all its sub-module)
Navigation side-bar:
- Displaying a class members/method, module port/signal/instances, …
- Double click on instance/type to jump to it

Code Completion :

Smart Autocompletion: method for standard type, field for struct/interface/class, system task, …
Smart snippet for always, case
'begin end' macro to surround a text by begin/end (cf Keymapping section to see how to use it)
Various Snippets (module, interface, class, for, …)
Insert template for FSM

Module Instance helper:

Instantiation: Select a module from a list and create instantiation and connection
Reconnect: remove connection to deleted port, add connection to new port
Toggle .* in module binding (similar to the auto-star feature of Emacs verilog-mode)

Code Alignement:

Reindent
Align module port
Align signal declaration
Align module instantiation
Align assignement

Linting:

Find/Remove all unused signals
List all undeclared signals

Configuration

To see all existing configuration option and edit your configuration, go to Preferences->Package Settings->SystemVerilog->Settings.

Detail documentation

For a detail documentation on the different features, check online documentation: http://sv-doc.readthedocs.org/en/latest .

Keymapping example

To map key to the different features, simply add the following to your user .sublime-keymap file:

{
    "keys": ["f10"], "command": "verilog_type",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+f10"], "command": "verilog_module_inst",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+f10"], "command": "verilog_toggle_dot_star",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+a"], "command": "verilog_align",
    "context":
    [
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["alt+shift+a"], "command": "verilog_align", "args":{"cmd":"reindent"},
    "context":
    [
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+f12"], "command": "verilog_goto_driver",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["shift+f12"], "command": "verilog_goto_declaration",
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
// Begin/End
{
    "keys": ["ctrl+'"],
    "command": "insert_snippet", "args": {"contents": "begin\n\t$0\nend"},
    "context": [{ "key": "selection_empty", "operator": "equal", "operand": true, "match_all": true }]
},
{
    "keys": ["ctrl+'"],
    "command": "run_macro_file",
    "args": {"file": "Packages/SystemVerilog/beginend.sublime-macro"},
    "context": [{ "key": "selection_empty", "operator": "equal", "operand": false, "match_all": true }]
},
{
    "keys": ["ctrl+m"], "command": "verilog_goto_block_boundary", "args":{"cmd":"move"},
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{
    "keys": ["ctrl+shift+m"], "command": "verilog_goto_block_boundary", "args":{"cmd":"select"},
    "context":
    [
        { "key": "num_selections", "operator": "equal", "operand": 1 },
        { "key": "selector", "operator": "equal", "operand": "source.systemverilog"}
    ]
},
{ "keys": ["f1"], "command": "verilog_toggle_navbar", "args":{"cmd":"toggle"}},
{ "keys": ["ctrl+f1"], "command": "verilog_toggle_lock_navbar"},
{
  "keys": ["alt+f1"], "command": "verilog_show_navbar",
  "context":[{ "key": "selector", "operator": "equal", "operand": "source.systemverilog"}]
}

System​Verilog